

2/A

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of	)	
	)	
Mukesh K. PATEL, et al.	)	Examiner: [prior application:
	)	C. Das]
Application No.: to be assigned	)	
	)	Group Art Unit: [prior application:
Filed: concurrently herewith	)	2122]
	)	
For: JAVA VIRTUAL MACHINE HARDWARE	)	
FOR RISC AND CISC PROCESSORS	)	

**PRELIMINARY AMENDMENT**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Prior to examination of the application wherein a request for continuation application is concurrently filed, please amend the application as follows:

**In the Claims:**

Please cancel claims 1-36.

Please add new claims 37-237 as follows.

1        37. A system comprising:  
2        a central processing unit having a register file, the central processing unit adapted to  
3        execute register-based instructions; and  
4        a hardware unit associated with the central processing unit, the hardware unit  
5        adapted to convert Java bytecode instructions into register-based instructions, wherein the  
6        hardware unit is adapted to store at least one Java variable in the central processing unit's  
7        register file at a location separate from any operand stack, wherein at least one of the  
8        register-based instructions reference a register in the central processing unit's register file  
9        containing one of the at least one Java variable.



**21839**

09938886 082401